

Appl. No. 10/015,530  
Amtd. dated January 14, 2005  
Reply to Office Action of July 14, 2004

PATENT

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

1                   1.     (Original) An adaptive computing integrated circuit configurable to  
2 perform a plurality of functions, comprising:  
3                   a plurality of heterogeneous computational elements; and  
4                   an interconnection network coupled to the plurality of heterogeneous  
5 computational elements, the interconnection network operative to configure the plurality of  
6 heterogeneous computational elements;  
7                   wherein a first group of heterogeneous computational elements is configurable to  
8 form a first functional unit to implement a first function;  
9                   wherein a second group of heterogeneous computational elements is configurable  
10 to form a second functional unit to implement a second function; and  
11                   wherein if the second function is not currently used, one or more of the second  
12 group of heterogeneous computational elements are reconfigurable by the interconnection  
13 network to implement the first function.

1                   2.     (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second function is not currently used, the one or more of the second group of heterogeneous  
3 computational elements are reconfigurable to implement the first function by forming one or  
4 more additional instances of the first functional unit.

1                   3.     (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second function is not currently used, one or more of the first group of heterogeneous  
3 computational elements and the one or more of the second group of heterogeneous  
4 computational elements are reconfigurable to form a single functional unit to implement the first  
5 function.

Appl. No. 10/015,530  
Amdt. dated January 14, 2005  
Reply to Office Action of July 14, 2004

PATENT

1                   4.       (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second function is not currently used, the one or more of the second group of heterogeneous  
3 computational elements are reconfigurable by the interconnection network to implement one or  
4 more of the plurality of functions other than the second function.

1                   5.       (Original) The adaptive computing integrated circuit of claim wherein if  
2 a third function is to be implemented, one or more of the first group of heterogeneous  
3 computational elements and/or the one or more of the second group of heterogeneous  
4 computational elements are reconfigurable by the interconnection network to implement the third  
5 function.

1                   6.       (Original) An adaptive computing integrated circuit, comprising:  
2 a plurality of reconfigurable matrices, the plurality of reconfigurable matrices  
3 including a plurality of heterogeneous computational units, each heterogeneous computational  
4 unit having a plurality of fixed computational elements, the plurality of fixed computational  
5 elements including a first computational element having a first architecture and a second  
6 computational element having a second architecture, the first architecture distinct from the  
7 second architecture, the plurality of heterogeneous computational units coupled to an  
8 interconnect network and reconfigurable in response to configuration information; and  
9 a matrix interconnection network coupled to the plurality of reconfigurable  
10 matrices, the matrix interconnection network operative to reconfigure the plurality of  
11 reconfigurable matrices in response to the configuration information for a plurality of operating  
12 modes;

13                   wherein a first group of heterogeneous computational units is reconfigurable to  
14 form a first functional unit to implement a first operating mode;

15                   wherein a second group of heterogeneous computational units is reconfigurable to  
16 form a second functional unit to implement a second operating mode;

Appl. No. 10/015,530  
Amtd. dated January 14, 2005  
Reply to Office Action of July 14, 2004

PATENT

17 wherein if the second operating mode is not currently used, one or more of the  
18 second group of heterogeneous computational units are reconfigurable to implement the first  
19 operating mode.

1 7. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second operating mode is not currently used, the one or more of the second group of  
3 heterogeneous computational units are reconfigurable to implement the first operating mode by  
4 forming one or more additional instances of the first functional unit.

1 8. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second operating mode is not currently used, one or more of the first group of heterogeneous  
3 computational units and the one or more of the second group of heterogeneous computational  
4 units are reconfigurable to form a single functional unit to implement the first operating mode.

1 9. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second operating mode is not currently used, the one or more of the second group of  
3 heterogeneous computational units are reconfigurable to implement one or more of the plurality  
4 of operating modes other than the second operating mode.

1 10. (Original) The adaptive computing integrated circuit of claim wherein if  
2 a third operating mode is to be implemented, one or more of the first group of heterogeneous  
3 computational units and/or the one or more of the second group of heterogeneous computational  
4 units are reconfigurable to implement the third operating mode.

1 11. (Currently Amended) An adaptive computing integrated circuit,  
2 comprising:  
3 a plurality of heterogeneous computational elements, the plurality of  
4 heterogeneous computational elements including a first computational element and a second  
5 computational element, the first computational element having a first fixed architecture of a  
6 plurality of fixed architectures and the second computational element having a second fixed  
7 architecture of the plurality of fixed architectures, the first fixed architecture being different than

Appl. No. 10/015,530  
Amdt. dated January 14, 2005  
Reply to Office Action of July 14, 2004

PATENT

8 the second fixed architecture, and the plurality of fixed architectures including functions for  
9 memory, addition, multiplication, complex multiplication, subtraction, configuration,  
10 reconfiguration, control, input, output, and field programmability; and  
11 an interconnection network coupled to the plurality of heterogeneous  
12 computational elements, the interconnection network operative to configure the plurality of  
13 heterogeneous computational elements;  
14 wherein a first group of heterogeneous computational elements is reconfigurable  
15 to form a first functional unit to implement a first function;  
16 wherein a second group of heterogeneous computational elements is  
17 reconfigurable to form a second functional unit to implement a second function; and  
18 wherein if the second function is not currently used, one or more of the second  
19 group of heterogeneous computational elements are reconfigurable by the interconnection  
20 network to implement the first function.

1 12. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second function is not currently used, the one or more of the second group of heterogeneous  
3 computational elements are reconfigurable to implement the first function by forming one or  
4 more additional instances of the first functional unit.

1 13. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second function is not currently used, one or more of the first group of heterogeneous  
3 computational elements and the one or more of the second group of heterogeneous  
4 computational elements are reconfigurable to form a single functional unit to implement the first  
5 function.

1 14. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second function is not currently used, the one or more of the second group of heterogeneous  
3 computational elements are reconfigurable by the interconnection network to implement one or  
4 more of the plurality of functions other than the second function.

Appl. No. 10/015,530  
Amdt. dated January 14, 2005  
Reply to Office Action of July 14, 2004

PATENT

1                   15. (Original) The adaptive computing integrated circuit of claim wherein if  
2 a third function is to be implemented, one or more of the first group of heterogeneous  
3 computational elements and/or the one or more of the second group of heterogeneous  
4 computational elements are reconfigurable by the interconnection network to implement the third  
5 function.

1                   16. (Original) An adaptive computing integrated circuit, comprising:  
2 a plurality of heterogeneous computational elements, the plurality of  
3 heterogeneous computational elements including a first computational element and a second  
4 computational element, the first computational element having a first fixed architecture and the  
5 second computational element having a second fixed architecture, the first fixed architecture  
6 being different than the second fixed architecture; and  
7 an interconnection network coupled to the plurality of heterogeneous  
8 computational elements, the interconnection network operative to configure a first group of  
9 heterogeneous computational elements to form a first functional unit for a first functional mode  
10 of a plurality of functional modes, in response to first configuration information, and the  
11 interconnection network further operative to reconfigure a second group of heterogeneous  
12 computational elements to form a second functional unit for a second functional mode of the  
13 plurality of functional modes, in response to second configuration information, the first  
14 functional mode being different than the second functional mode, and the plurality of functional  
15 modes including linear algorithmic operations, non-linear algorithmic operations, finite state  
16 machine operations, memory operations, and bit-level manipulations;  
17 wherein if the second functional mode is not currently used, one or more of the  
18 second group of heterogeneous computational units are reconfigurable to implement the first  
19 functional mode.

1                   17. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second functional mode is not currently used, the one or more of the second group of

Appl. No. 10/015,530  
Amdt. dated January 14, 2005  
Reply to Office Action of July 14, 2004

PATENT

3 heterogeneous computational elements are reconfigurable to implement the first functional mode  
4 by forming one or more additional instances of the first functional unit.

1 18. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second functional mode is not currently used, one or more of the first group of heterogeneous  
3 computational elements and the one or more of the second group of heterogeneous  
4 computational elements are reconfigurable to form a single functional unit to implement the first  
5 functional mode.

1 19. (Original) The adaptive computing integrated circuit of claim wherein if  
2 the second functional mode is not currently used, the one or more of the second group of  
3 heterogeneous computational elements are reconfigurable by the interconnection network to  
4 implement one or more of the plurality of functional modes other than the second functional  
5 mode.

1 20. (Original) The adaptive computing integrated circuit of claim wherein if  
2 a third functional mode is to be implemented, one or more of the first group of heterogeneous  
3 computational elements and/or the one or more of the second group of heterogeneous  
4 computational elements are reconfigurable by the interconnection network to implement the third  
5 functional mode.

1 21. (Original) A method for allocating hardware resources within an adaptive  
2 computing integrated circuit, comprising:  
3 in response to first configuration information, configuring a first group of  
4 heterogeneous computational elements to form a first functional unit to implement a first  
5 function and configuring a second group of heterogeneous computational elements to form a  
6 second functional unit to implement a second function; and  
7 in response to second configuration information, reconfiguring one or more of the  
8 second group of heterogeneous computational elements to implement the first function.

Appl. No. 10/015,530  
Arndt. dated January 14, 2005  
Reply to Office Action of July 14, 2004

PATENT

1                   22.    (Original) The method of claim wherein the second configuration  
2 information is generated when the second function is not currently used.

1                   23.    (Original) The method of claim wherein in response to the second  
2 configuration information, the one or more of the second group of heterogeneous computational  
3 elements are reconfigured to form one or more additional instances of the first functional unit to  
4 implement the first function.

1                   24.    (Original) The method of claim wherein in response to the second  
2 configuration information, one or more of the first group of heterogeneous computational  
3 elements and the one or more of the second group of heterogeneous computational elements are  
4 reconfigured to form a single functional unit to implement the first function.

1                   25.    (Original) The method of claim further comprising:  
2 in response to third configuration information, reconfiguring one or more of the  
3 first group of heterogeneous computational elements and/or the one or more of the second group  
4 of heterogeneous computational elements to implement a third function.